Home > Engineering > Electronics & Communication Engineering > Volume-3 > Issue-5 > Implementation of 32-Bit RISC Processor using Reversible Gates

Implementation of 32-Bit RISC Processor using Reversible Gates

Call for Papers

Volume-8 | Advancing Multidisciplinary Research and Analysis - Exploring Innovations

Last date : 28-Mar-2024

Best International Journal
Open Access | Peer Reviewed | Best International Journal | Indexing & IF | 24*7 Support | Dedicated Qualified Team | Rapid Publication Process | International Editor, Reviewer Board | Attractive User Interface with Easy Navigation

Journal Type : Open Access

First Update : Within 7 Days after submittion

Submit Paper Online

For Author

Research Area


Implementation of 32-Bit RISC Processor using Reversible Gates


Jyoti Choudhary | Mahesh Kumar Sharma



Jyoti Choudhary | Mahesh Kumar Sharma "Implementation of 32-Bit RISC Processor using Reversible Gates" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-3 | Issue-5, August 2019, pp.1789-1793, URL: https://www.ijtsrd.com/papers/ijtsrd26709.pdf

Reversible logic is one of the emerging technologies having promising applications in quantum computing. The aim of this project is to design the schematic and simulation for a 32-bit RISC processor using reversible logic peres gate. Beside the functional development, by optimizing the speed of our processor in every block which is inside that, and to minimize the overall delay conventional gates are replaced with reversible gates. This reversible gates which are applicable in Nano technology, Quantum computing, Low power CMOS, Optical computing. This RISC embodies 15 basic instructions involving Arithmetic, Logical, Data Transfer and control instructions. To implement these instructions the design incorporates various design blocks like Control Unit (CU), Arithmetic and Logic Unit (ALU), Accumulator, Program Counter (PC), Instruction Register (IR), Memory and additional logic. Design is implemented and verified in VHDL in Xilinx 14.3.

RISC, Arithmetic Logic Unit, CISC, Reversible Gates


IJTSRD26709
Volume-3 | Issue-5, August 2019
1789-1793
IJTSRD | www.ijtsrd.com | E-ISSN 2456-6470
Copyright © 2019 by author(s) and International Journal of Trend in Scientific Research and Development Journal. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0) (http://creativecommons.org/licenses/by/4.0)

International Journal of Trend in Scientific Research and Development - IJTSRD having online ISSN 2456-6470. IJTSRD is a leading Open Access, Peer-Reviewed International Journal which provides rapid publication of your research articles and aims to promote the theory and practice along with knowledge sharing between researchers, developers, engineers, students, and practitioners working in and around the world in many areas like Sciences, Technology, Innovation, Engineering, Agriculture, Management and many more and it is recommended by all Universities, review articles and short communications in all subjects. IJTSRD running an International Journal who are proving quality publication of peer reviewed and refereed international journals from diverse fields that emphasizes new research, development and their applications. IJTSRD provides an online access to exchange your research work, technical notes & surveying results among professionals throughout the world in e-journals. IJTSRD is a fastest growing and dynamic professional organization. The aim of this organization is to provide access not only to world class research resources, but through its professionals aim to bring in a significant transformation in the real of open access journals and online publishing.

Thomson Reuters
Google Scholer
Academia.edu

ResearchBib
Scribd.com
archive

PdfSR
issuu
Slideshare

WorldJournalAlerts
Twitter
Linkedin