

Input Based Dynamic Reconfiguration for Low Power Image Processing and Secure Transmission

Jadi Raju M.Tech., CMR Institute of Technology, Kandlakoya (V), Medchal (M), Hyderabad, Telangana, India MD. Shabazkhan Associate Professor, ECE Department, CMR Institute of Technology, Kandlakoya (V), Medchal (M), Hyderabad, Telangana, India

G. Laxmi Narayana Assistant Professor, ECE

Department, CMR Institute of Technology, Kandlakoya (V), Medchal (M), Hyderabad, Telangana, India

ABSTRACT

The image and video processing algorithms are very compute intensive and with increase in resolution, the width of the compute elements like adders, etc. increase and this increase the power consumption of the device by several times. Approximate computing can reduce the power consumption as careful approximation does not affect the output quality of the image and video. Fixed levels approximation yield inconsistent quality output for different images and videos. In this project, we propose a dynamic approximation based image processing circuit. We implement an input based dynamically approximate reconfigurable adders and sub-tractors who can adjust their level of approximation dynamically by looking at the input thrown to them and thus, can trade-off between quality and power saving. We implement the code in Verilog HDL and verify the power by using the power estimator in Xilinx ISE tool. The simulation will be demonstrated in Modelsim software.

Keywords: Approximate circuits, zig-zag coding, low power design, quality configurable

1. Introduction

In today's world where electronics are becoming cheaper due to the advancement in the semiconductor areas and also due to the research and development in other areas of science and technology like optics, sensors, etc. we are getting high quality image and video capture devices. A typical 10 mega pixel photo would occupy over 40MB of space which is difficult to store or transmit and the problem is more severe when it comes to video where a 1 second video contains at least 25 frames and therefore, would occupy 1000MB i.e. approximately 1GB and hence, there is a necessity to compress the images and videos for storage and transmission. Image compression may be lossy or lossless. Preferred for archival purposes and often for medical imaging Lossless compression is used for accurate results, technical drawings, clip art, or comics. Lossy compression methods, especially when used at low bit rates, introduce compression artifacts. The Lossy methods are especially suitable for natural images such as photographs in applications where minor (sometimes imperceptible) loss of fidelity is acceptable to achieve a substantial reduction in bit rate. Lossy compression that produces negligible differences may be called visually lossless.

2. Decompression

In decompression, the steps of compression are performed in the reverse order i.e. Inverse run length coding, Inverse ZigZag coding, inverse quantization and Inverse DCT. Due to lossy compressions, the recovered image is not exactly equal to the original image.



Figure 1: Decompression block diagram FRAME

Above block diagram explained below.

Inverse Run length

The compressed frame is passed through the inverse run length encoding process. The inverse run length encoder reads the marker which says the quantity of repetition of its succeeding character and outputs the value quantity number of times thus giving the same output of the zigzag encoder in the compression scheme

Inverse zigzag

Inverse Zigzag process re arranges the values of the matrix received in the order before they were scrambled by the ZigZag transformation in the compression scheme. The output of the Inverse zigzag should look exactly like the output of the Quantization step in the quantization process.

Inverse Quantization

Inverse quantization multiplies each of the matrix variable by the corresponding quality matrix variable. This is not a matrix multiplication but, only an element by element multiplication. Since quantization is a lossy transformation, inverse quantization does not yield the exact result as the output of the DCT process. The reduction in quality is the price we pay for the compression.

Inverse DCT

Inverse DCT is the exact inverse transformation of the DCT transformation. As a result of the inverse DCT process the matrix changes from the frequency domain to the amplitude domain and we can see the pixel values now. The decompressed image is not exactly like the original image as we have lost some information due to quantization and some information due to the rounding off in DCT and IDCT.

	154	123	123	123	123	123	123	136
	192	180	136	154	154	154	136	110
	254	198	<mark>15</mark> 4	<u>154</u>	180	154	<mark>12</mark> 3	123
Original =	<mark>2</mark> 39	<mark>18</mark> 0	<mark>136</mark>	180	180	166	123	<u>123</u>
	180	154	136	<mark>16</mark> 7	166	149	136	136
	128	136	123	136	<mark>15</mark> 4	180	198	154
	123	105	110	149	136	136	180	166
	110	136	123	123	123	136	154	136

149	134	119	116	121	126	127	128
204	168	140	144	155	150	135	125
253	195	155	166	183	165	131	111
245	185	148	166	184	160	124	107
188	149	132	155	172	159	141	136
132	123	125	143	160	166	168	171
109	119	126	128	139	158	168	166
111	127	127	114	118	141	147	135
	204 253 245 188 132 109	204 168 253 195 245 185 188 149 132 123 109 119	204 168 140 253 195 155 245 185 148 188 149 132 132 123 125 109 119 126	204 168 140 144 253 195 155 166 245 185 148 166 188 149 132 155 132 123 125 143 109 119 126 128	204 168 140 144 155 253 195 155 166 183 245 185 148 166 184 188 149 132 155 172 132 123 125 143 160 109 119 126 128 139	204 168 140 144 155 150 253 195 155 166 183 165 245 185 148 166 184 160 188 149 132 155 172 159 132 123 125 143 160 166 109 119 126 128 139 158	149 134 119 116 121 126 127 204 168 140 144 155 150 135 253 195 155 166 183 165 131 245 185 148 166 184 160 124 188 149 132 155 172 159 141 132 123 125 143 160 166 168 109 119 126 128 139 158 168 111 127 127 114 118 141 147

The above matrices show that there are slight differences between original image and decompressed image but, the above compression reduces 70% space or bandwidth.

3. Approximate Computing

Approximate computing has made its way into image and signal processing big time in the current generation where the algorithms used are compute extensive and slower machines are not preferred for automation these days. In this project we replace the ripple carry adders with their approximate version Reconfigurable adder/ subtractor blocks (RABs). Reconfigurable Adder/Subtractor Blocks Dynamic variation of the DA can be done when each often adder/subtractor blocks is equipped with one or more of its approximate copies and it is able to switch between them as per requirement. This reconfigurable can include any approximate version of architecture the adders/subtractors. As a reference, Gupta et al. proposed six different kinds of approximate circuits for adders. However, it also needs to be ensured that the additional area overheads required for constructing the reconfigurable approximate circuits are minimal with sufficiently large power savings. As examples, we have chosen the two most naive methods presented, namely, truncation and approximation 5, for approximating the adder/subtractor blocks. The latter one can also be conceptualized as an enhanced version of truncation as it just relays the two 1-bit inputs, one as Sum and the other Carry as Out (Choice 2). In case A, B, and Cin are the 1-bitinputs to the full adder (FA), then the outputs are Sum = B and Cout = A. The resultant truth-table [10] shows that the outputs are correct for more than half of all input combinations, thus proving to be a better approximation mode than truncation. The proposed scheme replaces each FA cell of the adders/subtractors with a dual-mode FA (DMFA) cell (Figure 3.1)in which each FA cell can either in fully accurate operate or in some

approximation mode depending on the state other control signal APP.A logic high value of the APP signal denotes that the DMFA is operating in the approximate mode.

We term these adders/subtractors as RABs. It is significant to note that the FA cell is power-gated when operating in the approximate mode.

Our experiments have shown a negligible difference in the power consumption of DMFA when operated in either of the two approximation modes. Hence, without any loss of generality, approximation 5 was chosen for its higher probability of giving the correct output result than truncation, which invariably outputs 0 irrespective of the input.



Figure 2: bit DMFA

Figure 2 shows the logic block diagram of the DMFA cell, which replaces the constituent FA cells of an 8-bit RCA,

This undermines the primary objective as most of the power savings that we get from approximating the bits are lost. Instead, the two-mode decoder and the 2:1 multiplexers have negligible overhead and also provide sufficient command over the approximation degree.1) DMFA Overhead: The power gating transistor and the multiplexers of the DMFA are designed to incur the least possible overhead.

Our experiments show that switching power of the CMOS transistors contributes toward most of the total power consumption of the FA and DMFA blocks. Table I presents the power consumption of FA and DMFA for different modes obtained by exhaustive simulation in Synopsys NanoSim.

It shows that the power increases by 0.21 μ W when we operate DMFA in accurate mode as compared with the

original FA block. This difference in power can be attributed mainly to the increase in load capacitance of the FA block due to the addition of the input capacitance of the interfaced multiplexers. A small portion of the total power is contributed by the additional switching of the multiplexers. Table I also shows that the power consumed during DMFA approximate mode is almost negligible when compared with the accurate mode, which is due to the power gating of the FA block by the pMOS transistor, as shown in Figure 3.1. Reduction in the input switching activity of the multiplexers is also a secondary cause for this small amount of power.

4. RESULTS

4.1 SIMULATION and SYNTHESIS RESULTS

In this section, we show the simulation results of various blocks like DCT, quantization, zigzag and run length encoding.

We are starting with the given matrix

$$M = \begin{bmatrix} 26 & -5 & -5 & -5 & -5 & -5 & -5 & 8 \\ 64 & 52 & 8 & 26 & 26 & 26 & 8 & -18 \\ 126 & 70 & 26 & 26 & 52 & 26 & -5 & -5 \\ 111 & 52 & 8 & 52 & 52 & 38 & -5 & -5 \\ 52 & 26 & 8 & 39 & 38 & 21 & 8 & 8 \\ 0 & 8 & -5 & 8 & 26 & 52 & 70 & 26 \\ -5 & -23 & -18 & 21 & 8 & 8 & 52 & 38 \\ -18 & 8 & -5 & -5 & -5 & 8 & 26 & 8 \end{bmatrix}$$

Inverse RLE Simulation Output:

8-295811985	2210-6	E RG	45.20			BOODS TELES	1511
1011281		Lan	statistic b	*			
9 *** 10 mm	NNNR	6151514		0.0			
had classificated or 701	IN A REPORT OF				141	\$ 3es	
frame	Data	7.01	0.der	inded		*hare	1477 @ 4555 10 T
a new Ar	1	intig	14	12/12/2011 (M-18-26-pm			N
a hoffen midel -	1	Velig		652U803104040.m			222
a huffman Jan. r	1	tellet	7	41/31/312 (3.5340 pm		A metan	BL .
a exide of juffers	1	tellig		00000000.0.0		-	5
a depair -	1	tellig	3	的复数动物等于通	1		
The pix	1	tells.		100,000 000 000 pe	- 1	0*sam (ktv)	
a deader, sth. Juffeet. 1	1	helig		0012009/200pm		Where Fare Stars	d the liter
a to pit juffer r	1	hering.		00000848#			
aurister.	1	tellig		007392 ID 00144	-		
1					a] -		
Units I Chart 1					- 11	•	
a contract of the second se							
Theorem		-					
Trend - Hereiter		110 20					
Internet Anternet and a set of	"real advance"	late 20					
Transit provider Transition on provider Transcriptor provider from status "Instantigto (Tradicities all	"real advance"	110e 201					
Trender Unterhand C. Hardenberg und Unterhalt Trenderstation Unterhalt free votation ("Neutro Light Constitution with ("Neut" body Light Light	"real advance"	late 201					
Service Services - Hereitstein von Services Frontestion Teneriste fron estata Pereit Oschladhen eta Service Tene etata	"real advance"	line im					
Treased structure charactery yes provide "Treasergic" Treasergic (Toolfadwas as (Yes)" and Los 10 bread from within "Yes) of statistances as	"real advance"	ine m					
Service Services - Hereitstein von Services Frontestion Teneriste fron estata Pereit Oschladhen eta Service Tene etata	"real advance"	1100 IN		11111	11		

Figure 3: Inverse RLE Output

The Figure 3 shows the Inverse RLE Output compressed frame is passed through the inverse run length encoding process. The inverse run length encoder reads the marker which says the quantity of repetition of its succeeding character and outputs the value quantity number of times thus giving the same output of the zigzag encoder in the compression scheme.

RTL Schematic of Inverse RLE





Above figure 4 shows 4 RTL schematic of inverse RLE. In this schematic all resisters and transistors are in a logic is employed and resultant output generated.

TECH schematic of inverse RLE



Figure 5: TECH schematic of inverse RLE. Above figure 5 shows TECH schematic of inverse RLE.

Inverse Zig Zag Simulation Output:

8.99.90114007	210.At 88	4224		1	58888 R	귀취개리를	
tetitet	Lay	of Stanlate					
91++ B ===18	IN SKERL	8					
ge one					\$ 7mm		+4×
Ontera	Deep unt	Despirations 1	Te Crepy In	dity Teldor	*Tare	Jule 1	11-11-1
MIRAN	NEX, S. M.			80×			
ALIARIAS	new_0_0_00			80*	1 Minan	N N N	
the second secon	per press			80*	the second se		
-				201	-	_	1
					OPumer (434)		100
					flare	Torffeed Int	OW N
Librer - Breat - & mercy in	C Geol				11		1 1
							+#1
(Second)							-
l'entre la	1.1.1						
	11						
	11						
	11						

Figure 6: Inverse Zig Zag Output

Above figure-6 shows the Inverse Zigzag process re arranges the values of the matrix received in the order before they were scrambled by the ZigZag transformation in the compression scheme. The output of the Inverse zigzag should look exactly like the output of the Quantization step in the quantization process.

Synthesis summary of Inverse RLE

1044	C - New Yorks			de Pagel Baller	NUMBER OF TAXABLE	-		
Statement - Martin	Children and a starting of the	Page 10	1000		Rent Course		and the second	
(Pananan)	Contract and matters	Particle Renter	140.0		-	-		
- The first	Contract -	Tagetitema	1.0.00	10	-10100		Autom.	
and more evenes	Contract States	Public Incise	100.001		- Barridge		In tasks	
and another lasteness.	Contract Contract	interine interine	(manuf		- Banding Real	*		
2 +	III I fange Theorem	ing here	Statistics.	read .	- Integrised	-		
MP 46/96/	A Suffrance Manager	increase in	tooling (and the		That here	-		
A C Brit month (science)	Contraction of the second							
at man, a, as have, a, as "	Annual Street	Constanting of the local division of the loc	State 10	Andre Income in	States Sectore			
and the second s	Concentration of the local division of the l	Top miletal	_		-		-	
Losse funda	a strangerstation interape	Name of State			8	81		
and seals	1 - Design Republic	Autor Chicky State				100		
Serge Surrent, Papella	Name and Address of the Owner o	And a strength				-140		
toge title	C Index Strong Strong	hate duración						
Laborator All	Institute Danage Lancoust Contents.	NAME OF STREET				10		
New PD, Lotunate New Sectorating Lotunate	1 Nov Technologie							
Classification	C the first			ALC: NO.				
Instant fra Letter Studio Mr.	-C Barbon	Rear Division	-	-	-	-	-	
and the second se		Automotives.	in the second	have a set	a.m.r. in		and a state	
N top 10 No 10 Now	If Manpinson U. I has	Contract in the	-		Contract of			
a second second	a subscription of 1 and	and the second second						
								3
Manager periods 1, 1995 Manager Proper Recomming logist process; 1000 Ballon cloud	and a second second							
Resume respect requires the effort the	4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
Record concentration parts servery for pr	Ch Tould							

Figure 7 Synthesis summary of Inverse RLE

Above figure 7 shows Synthesis summary of Inverse RLE in this all the values of the image pixel values in this Synthesis summary are arranged.

RTL schematic of Inverse of RLE

Figure 8 RTL schematic of Inverse of RLE

Figure 8 shows the RTL schematic of Inverse of RLE. It consist of resister and transistors it arranging number of image are expending and showing into next step

TECH Schematic of Inverse RLE





Above figure 9 shows TECH schematic of inverse RLE.

Synthesis summary of Inverse ZIG ZAG

	d Dep Denies	4	-	Anna Carl	207-367ME)		
n: # @beinetate : #beiden	Contraction of the second	heck	POST IN	Aren	Iner	(aber	
early "	- D Makine Distor	Public Server	APR. A.M.) and a	and data fields	Settead	-
ad-atotal and-periodic periodics	P SnigCodurts	Target Device:	0.014	3 4	(mes	NOW	
d-insigni	Content	Inductionals	12 21		funite	hiterep	
al-a(a)	a Cata Seeig	Implat	Merol		ladig leads		
Read - Acade (Acades)	Terr House	Smap Stategy	1000000	nad +	Temp Continuets		
id analyzitanit	A System Reage	Interest	Loc ictu		hallongkor.		_
an erier	Day Mesager						
	Troythage	-	Design 10	Later Semany (without			
laws	Diprinan	Logi Manher	-			inter .	
	E Unplemantation Resident	Note r/Sea	_		81		_
NUCLES IN CONTRACT	2 Setten April	, Nervikelpha	_	10	294		
neyfent is	Dear Parte	Net Protot	_	ж	24		_
6 0 1	- [IntelleupTerg	Note c'antol 28	-		28		
	Optional Design Earnings Contents - 21 Steve Cost Report	Neter / COX		4	3		_
Menalix Indep Schenalx	- SavbigCosta						
(mr	- E Soultaney			Draini kyets			
ar lystex Smither No M	- Decise	Argent Name	Selec	Geneted	Ins Real	a bia	
anight .		Setten land	Gret	leic133523	1 1	2010-2111	1
O Tes (C aves	Eleptation C	I beineide	H 08	PRAN	0		
a la cella secol	-	-					-
ana perinti 5.00ke Masima Pero	Las summer		_			_	-
ion ight within the lefter the							
alaa oopit inquini taa afor G							
na miliarinal pri aliqui le p	peti tiusi						
Den f tamp & heinfalte							

Figure 10: Synthesis summary of Inverse ZIG ZAG

Above figure 10 shows Synthesis summary of Inverse ZIG ZAG in this all the values of the image pixel values in this Synthesis summary.

RTL schematic of Inverse ZIG ZAG



Figure 11 RTL schematic of Inverse ZIG ZAG.

Above figure 11 shows the schematic of Inverse ZIG ZAG in this all resisters and transistor are arranged to arrange the all image pixel values are re-arranged in proper.

Tech Schematic of Inverse ZIG Zag

Figure 12 Tech Schematic of Inverse ZIG Zag.

Above Figure 12 shows Tech Schematic of Inverse ZIG Zag.

Inverse Quantization Simulation Output:

File Edit View Compile Simulate A	id Transcrip	t Tools Layou	t Bookmarks	Window Help					
B•#8\$\$ \$\$\$\$20	2 0 - 4	at QQ	a sua			\$ 2000000000000000	E 14 11 11	B Þ	
totize±			f Simulate	-					
B t + + B 100 m t B	B B X	s 🛯 🔊 🕹		2 C					
Project - C:/Users/M/,Desktop/LOW_POWER_	MPEG4/2d_dct				± ± ± ×	Sa Objects			±đ.
Name	Status	Type	Order	Modified	•	▼Name	Yalu	e 19 🖬 Nor	v 19 €.
encoder.v	1	Verlog	5	12/15/2011 06:42:14 pm		🤌 rst			
rie_decoder.v	1	Verlog	22	12/15/2011 06:55:56 pm		1			
a zg_zag.v	1	Verilog	0	12/15/2011 07:48:58 pm	_				-
inverse_zig_zag.v	1	Verilog	16 14	12/15/2011 07:52:48 pm		Processes (Active) =			±±₫
inverse_rie.v	1	Verilog	14	12/15/2011 08: 18:26 pm	-	▼ Name	Type (filtered)	State O	rder
d									
Library × Project × 27 sin ×									
Library × 💾 Project × 🙀 sin ×					<u></u>	<u>.</u>			
<pre>If Library × ₩ Project × Ø an ×</pre>					<u>-</u>	<u> </u>			:+2
Transcript	17, Elapsed	time: 0:00:0	0			4			<u>+</u>
<pre>Transcript # End time: 14:44:33 on Oct 10,20 # Errors: 0, Warnings: 0</pre>	17, Elapsed	1 time: 0:00:0	0			<u>.</u>			
Transcript # End time: 14:44:33 on Oct 10,20: # Errors: 0, Warnings: 0 # vsin		time: 0:00:0	0		<u>,</u>	<u>.</u>			3+3
Transcript # End time: 14:44:33 on Oct 10,20: # Errors: 0, Warnings: 0 # vuin # Start time: 14:44:35 on Oct 10,7		1 time: 0:00:0	0						<u>+</u>
Transcript End time: 14:44:33 on Oct 10,20: # Trots: 0, Warnings: 0 # vain # Start time: 14:44:35 on Oct 10,; # Loading work.imr_quant		1 time: 0:00:0	0			1			<u>3+8</u>
Transcopt # End time: 14:44:33 on Oct 10,200 # voin # Start time: 14:44:35 on Oct 10,200 # Loading work.invguent # Loading work.invguent 160 44 20 80 24 0 0 0		time: 0:00:0	0			1			<u>3+8</u>
Transcopt # End time: 14:44:33 on Oct 10,20: # Errors: 0, Warnings: 0 # Vain # Start time: 14:44:35 on Oct 10,1 # Loading work.inv_guant # 160 44 20 80 24 0 0 0 # 54:10 38 226 0 0		time: 0:00:0	0			1			3+1
# End time: 14:44:33 on Oct 10,20 # End time: 14:44:33 on Oct 10,20 # Errors: 0, Marnings: 0 vain # End time: 14:44:35 on Oct 10,10 # End time: 14:44:35 on Oct 10,10 # End 14:20:20:24:0 # Seat 0:44:40:00:24:0 # Seat 0:44:40:00:24:0 # Seat 0:44:40:00:24:0 # Seat 0:44:40:00:24:0 # Seat 0:44:40:00:24:0		1 time: 0:00:0	0			1			<u>=+</u> 2
Tesscort # End time: 14:44:33 on Oct 10,20 # Trars: 0, Warnings: 0 # Trars: 0, Warnings: 0 # Start time: 14:44:35 on Oct 10,10 # Dosing work.img quart # Dosing work.img quart # 100 44 20 00 24 0 0 0 0 # 35 16 14:38 26 0 0 0 # 35 16 14:38 0 0 0 0 # 42-55 0 - 20 0 0 0		time: 0:00:0	0			1			<u>3+8</u>
# End time: 14:44:33 on Oct 10,20 # End time: 14:44:33 on Oct 10,20 # Errors: 0, Marnings: 0 vain # End time: 14:44:35 on Oct 10,10 # End time: 14:44:35 on Oct 10,10 # End 14:20:20:24:0 # Seat 0:44:40:00:24:0 # Seat 0:44:40:00:24:0 # Seat 0:44:40:00:24:0 # Seat 0:44:40:00:24:0 # Seat 0:44:40:00:24:0		time: 0:00:0	0			1			<u>+</u>
Tesscot # End time: 14:44:33 on Oct 10,20 # Trars: 0, Warnings: 0 # Trars: 0, Warnings: 0 # Start time: 14:44:35 on Oct 10,10 # Dosing work.img quant # Dosing work.img quant # Dos 24 0 0 0 # 35 16 -82 -60 0 0 + 42 -55 0 - 42 0 0 0		1 time: 0:00:0	0			1			<u>+</u>
Tesscot # End time: 14:44:33 on Oct 10,20 # Trars: 0, Warnings: 0 # Trars: 0, Warnings: 0 # Start time: 14:44:35 on Oct 10,10 # Dosing work.img quant # Dosing work.img quant # Dos 24 0 0 0 # 35 16 -82 -60 0 0 + 42 -55 0 - 42 0 0 0		time: 0:00:0	0			1			

Figure 13 Inverse Quantization Output

In Quantization We can clearly see that the higher frequency components have become zero figure 13 shows the Inverse Quantization Output but in inverse Quantization higher frequencies also present it means the recovered.

Synthesis summary of Inverse quant

Beneford	Description Description <thdescription< th=""> <thdescription< th=""></thdescription<></thdescription<>		fx () herberer		-	from these (101)	007 14425	
Bit Static Description Description <thdescription< th=""> <thdescription< th=""></thdescription<></thdescription<>	Answinder Berginsen, State (Law) Band State (Law) B	in 8 Statester Boate		hadle	AUE7.44	Paramit	-	index.
Image: Second	Section Section Section Section Section Section Sect	iestly .		Public Spece	in part	Index	which we had a	(select)
Bit Strategy Data Ison	Bit State Bit State <t< td=""><td></td><td></td><td>Tapilinia</td><td>432443</td><td></td><td>-</td><td>Notes .</td></t<>			Tapilinia	432443		-	Notes .
Bit Analytical Strategy Bit Strategy Bi	Bit of the stand Bit of the stand Bit of the stand		P - Dates	Pular Invian	18111	-	lanings .	Disea Dec
Bit of states, bits, bits	Page Starty	M-4(6)		Despisal	herei		alley looks	
and a mapping space approprint of the space	all dimonsplayment pupper all dimonsplayment pupper all dimonsplayment pupper all dimonsplayment pupper <td></td> <td></td> <td>Interlining</td> <td>and the second second</td> <td></td> <td>integ (and only</td> <td></td>			Interlining	and the second second		integ (and only	
Agad Agad Agad Agad Agad Agad Agad Agad	Upder Experition Description An and the finite in a state finit in a state finite in a state finit in a state finite			Instant	beering.		and Tanky Score	
Non-Site Share Shar	A constraint many of the second		a heider beige	_				-
Image: Control of the second	Image: Second	611				the second second		_
Enclose Marchine	A part A part A part A part A part A part A pa		Contraction of the second		-			
Appert Line from Main / Staffage Main / Staffage Main / Staffage may from / to to staffage Staffage Main / Staffage Main / Staffage Staffage Staffage Staffage Main / Staffage Main / Staffage Staffage Staffage Staffage Main / Staffage Main / Staffage Staffage Staffage Staffage Main / Staffage Main / Staffage Staffage Staffage Staffage Main / Staffage Main / Staffage Staffage Staffage Staffage Main / Staffage Main / Staffage Staffage Staffage Staffage Main / Staffage Main / Staffage Staffage Staffage Staffage Staffage Main / Staffage Staffage Staffage Staffage Staffage Staffage Staffage Staffage Staffage Staffage Staffage Staffage	Appet may free is se I Benefields IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII			Party and a state of the state	-			
Interface Description Description	0 Interference Interference Interference Interference 0 Interference Interference Interference Interference Interference 0 Interference Interfer							_
Jack Rayle Main Analysis Main Analys	Page System Page Syst		i (vite) faut		-			_
0 Control (Second Second	Control of the second sec							_
Sectors (Sectors)	A Departments North Content Co							
Star Marg Sectors Star Marg Sec	Booking const booking			1 hereiten einen	8			-
f Index	Shalling the second loss loss loss Balling Statistics Second loss loss loss Shalling the second loss loss loss Shalling the second loss loss loss loss loss loss loss los		- Devideplaneet	New Your				
Bold April	Bitter table B							
	Anne Babaglain Mone C 2 Septembries 0 8 mjantr C Recease Trappenty IS ACTES in ACTES in ACTES in ACTES in ACTES in ACTES	any alter the				braid kyrb.		
Reprinter Sale Genetic Inter Manago Ma	e Buosa Tegeney 10.4000 Gan Lillar Line etter gini - Lillar	le .		Report Same	Star 6	and d	Ins Reise	344
	a lapi antivi tae letter dink 1.00a a vipit essiet tae etter tink 1.00a							
and a second sec	relpt replant law dire slink 4.20a	jected 1.10ks Sacas f	ingency: 101.4088					
a jetist 1.0ke fikcija fregeriji 10.40ftiji								
Lid 1.0he Bucks Treary 10.408a of arriva tak bdie diek 1.0he								
0 1.0ke paosa teganyi 10.400ku anindi me kolon dala 1.0ke agalar lise Ale dala dala 1.0ke								

Figure 14 Synthesis summary of Inverse quant above figure 14 shows Synthesis summary of Inverse quant in this all the values of the image pixel values in matrix Synthesis summary.

RTL schematic of inverse QUANT



Figure 15 RTL schematic of inverse QUANT

Above figure 15 shows the schematic of inverse QUANT in this all resisters and transistor are arranged to arrange the all image pixel values are re-arranged in proper.

TECH schematic of Inverse QUANT

In the state of the second state of the second state of the second s	
the last line Auger Source Ausor links Master Layort May	199
D#8810 100x148 + 228828 3850 28 +14 9	
-14+ ¥	
Image: Control of Control o	inv_quant
Revie Sager	-584
loop Spite of Spicer Med	Proportions (its Solution)
i cen iĝ sen ji sen ji seneren il seneren Tyren i pane i pa i seneren il seneren	* Var
	KSI KSI
9 5 1 6 9 5 5 5 7	- 132 × 200



Above Figure 16 shows Tech Schematic of Inverse QUANT.

Synthesis summary of Inverse DCT

	a beginner		and they	of Males (14/16) May 16	-	
a Brakewiser Branes	and the second s	And and Address of the Owner of	(model 1.mm	Agency Longin	-	
and a second sec	Contraction of the second seco	Parket Room	101	Anglement store in	-	Autori
and another bootstates	C Dans David	Autgott Statutes	a locitor - Marill	-Broken	244	
17 10,00 10,000	C Dark Report	Product Services	10.01	- Barrison		terms in mal
2 M 6 6 10 1	 Children Trends 	Strengt Start	And over 1	- Manadating Mana	all a	
the second secon	Contract and Revenue	Inclusion Minutesian	Recipited interior	rinks from	franks.	
and means any separate started of	 B Schedule Weissen 	time and the second	Inclusion in case of	-Stand Texaster	damage of the local division of the local di	
and in and in parts."	The second second					
	Contract States Street Streets	Concession in the	Annual Statements	Summer in state of state		
	B have been	Logo collector	_		-	
	A strategy literation	here of the		-	-	-
	1.1 Company Property	State of the life lines.				
-	a tomorham	marker of a specific dis-		104		
	The second second second second	Inches of Society State			-	
	Contrast Contrast Contrasts	And And Includes		- 2	-	
	(1) Non-Charlestown	And of the local division of the local divis				
	Conception of the second second	1999 F. 199				
and a second	2 the thirty	1		1.1.1		
				And Reports		
and the second second	and the second	Report Name	Salar Inter	and interest	Rented	1999
Car Dawn B	In loss loss that the set	Intel Address in the Real	-		101	
second of Street Streets Property	and the second s					
one imput accorded tions buffing character	to another					
a compet compared toma advect cloud	a a second					
communationed path delays in path	is dropped					

Figure 17 Synthesis summary of Inverse DCT

Above figure 17 shows Synthesis summary of Inverse DCT in this all the values of the image pixel values in matrix Synthesis summary mathematically in this.

TECH schematic of Inverse DCT



Figure 18 RTL schematic of Inverse DCT Above Figure 18 shows Tech Schematic of Inverse DCT.

Synthesis summary of DECODER



Figure 19: Synthesis summary of DECODER

Abe figure 19 shows the Synthesis summary of DECODER and which values are taken in the decoder is shown in this summary.

TECH schematic of Decoder



Figure 20 TECH schematic of Decoder.

Above Figure 20 shows Tech Schematic of Decoder.

Synthesis summary of Top Module

Image: space of the space o			ch - Berge Barrier			MANUSCREET, STREET,	
A second seco		· · · ·	and the second second		1010011-00		
No. No. <td>Image: Section of the section of t</td> <td>and a second second</td> <td>The last send with the</td> <td></td> <td>144</td> <td>Bughtenetister Sale-</td> <td></td>	Image: Section of the section of t	and a second	The last send with the		144	Bughtenetister Sale-	
Image: Section of the section of t	Normalization Normalinstation Normalization Normal	the part of part of part of					The Street
The second secon	Image: stand		and the second s		THE REAL PROPERTY AND INCOME.		and the state of the state
		- Ball to be it				Charleng Brindler	
Image: Strategy of the strate			RE) B Para Monage		War in both instantiant	1 Statistics Constitution	
A Constraint of the second sec	A Constraint of the second sec	and antidate termines.	AL	(Incomentation	Lote Lotes	Clined Name Anna	
Original State Stat	Image: Section determined and section determined an	and the second second second					
Image: Control of the second	Terreteries and the second sec	M Ref. Bright character 1	- Constant Allow Manager	Electron and an and	Annual Charles Ann	many in strange to the other	
Image: Control of the state of the				A sugar conductions	_		
Ansance Anna Anna Anna Anna Anna Anna Anna Ann		Automp	B Billioperature Recept				
Name of the second seco			M Telefore Award				
And	terre faite and faith and terre faith and terr	and a figure of the second sec	And a second sec			110	
Annual and a second sec	and a Landar Cardenan Standard Ref. Standard Ref.		 In the set of the se			-	100
Ange Manage Strateging Mar. Angel Mar. Strateging Mar. Strate	ting a Links the scheme lange of the links are scheme lange of th		Option Strap Lances, Contact			-	-
Later beauty by	Lower branch B Direct Data μ B Direct Data Direct Data <thdi< td=""><td>ands:</td><td>and the second second second</td><td>Parties of Street</td><td></td><td></td><td>-</td></thdi<>	ands:	and the second second second	Parties of Street			-
August Bases States States States States States States	And the local loca						
Proprietures for a local data international datase dataset dataset	Approximate for a large set of the second of		C. See Land	and the second se	and a	d hope of the	
C The C see II II II III III III III III III II	C in C area M Black Miller D a implant infand Q			August States	These heatened	interest March	test table
		And in the local division of	All Income lives in the later of the lives	Conception of the local division of the loca	and income incoments		
		name intern required time advice it.	auto a brand				
and report accords that advant should be advant to advant	ana iniget especial tias after stark: 5. Plan	and consideration and states and	parts Prope				
tenes tenents tenes forma della significazione	Research Conference and Conference a	- O					
name mayor announce tang adalan encode of talkan anan angkan pengan pengan angkan katalan katalan angka mangkan pengan angkan mangan katalan katalan angka mangkan pengan angkan mangan katalan katalan	name nebicerintes peri feler to peri france						

Figure 21: Synthesis summary of Top Module

Above figure 21 shows Synthesis summary of Top Module in this decoder values are shows it consist the total summary of the decoder.

TECH schematic of Top module



Figure 22 RTL schematic of Top module

876, Jun. 1995.

Above Figure 22 shows the RTL schematic of Top module of the decoder and it showing number of pins in the decoder.

5. SUMMARY

5.1 APPLICATIONS

DCT is used mostly in Image compression and image encoding. High speed approximate image compression can be used in

- High speed camera circuits like professional photography, high performance mobile cameras, etc.
- High speed image processing such as facial recognition circuits and electronic microscopes.
- High speed image processing like analyzing images taken by satellites, space telescopes, etc.

5.2 CONCLUSION

- We have successfully implemented the approximate adder circuit
- We have applied the approximate adder in the DCT circuit and we have demonstrated the functioning of DCT with approximate adders.
- We have implemented the entire image encoding flow DCT, Quantization, ZigZag encoding and Run length encoding.
- We have demonstrated the variations in compression ratios with variations in quality levels.

5.3 FUTURE SCOPE

• The circuit can be further improved by converting the 2D DCT into approximate DCT which can be implemented without any multipliers and thus, the circuit complexity decreases greatly.

There are approximate multipliers which have been proposed in some recent works which will further help in increasing the speed.

REFERENCES

- M. Elgamel, A. M. Shams, and M. A. Bayoumi, "A comparative analysis for low power motion estimation VLSI architectures," in Proc. IEEE Workshop Signal Process. Syst. (SiPS), Oct. 2000,
- 2. F. Dufaux and F. Moscheni, "Motion estimation techniques for digital TV: A review and a new contribution," Proc. IEEE, vol. 83, no. 6,pp. 858–

- I. S. Chong and A. Ortega, "Dynamic voltage scaling algorithms forpower constrained motion estimation," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), vol. 2. Apr. 2007, pp. II-101–II-104.
- 4. I. S. Chong and A. Ortega, "Power efficient motion estimation usingmultiple imprecise metric computations," in Proc. IEEE Int. Conf.Multimedia Expo, Jul. 2007, pp. 2046–2049.
- D. Mohapatra, G. Karakonstantis, and K. Roy, "Significance drivencomputation: A voltagescalable, variation-aware, quality-tuning motionestimator," in Proc. 14th ACM/IEEE Int. Symp. Low Power Electron.Design (ISLPED), 2009, pp. 195–200.
- J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, "Probabilisticarithmetic and energy efficient embedded signal processing," in Proc.Int. Conf. Compil., Archit., Synth. Embedded Syst. (CASES), 2006,pp. 158–168.
- D. Shin and S. K. Gupta, "A re-design technique for datapath modulesin error tolerant applications," in Proc. 17th Asian Test Symp. (ATS),2008, pp. 431– 437.
- S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, andA. Raghunathan, "SALSA: Systematic logic synthesis of approximatecircuits," in Proc. 49th Annu. Design Autom. Conf. (DAC), Jun. 2012,pp. 796–801.
- 9. V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, andK. Roy, "IMPACT: IMPrecise adders for low-power approximatecomputing," in Proc. 17th IEEE/ACM Int. Symp. Low-Power Electron.Design (ISLPED), Aug. 2011, pp. 409–414.
- V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Lowpowerdigital signal processing using approximate adders," IEEETrans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1,pp. 124– 137, Jan. 2013.
- V. G. Moshnyaga, K. Inoue, and M. Fukagawa, "Reducing energyconsumption of video memory by bit-width compression," in Proc. Int.Symp. Low Power Electron. Design (ISLPED), 2002, pp. 142– 147.
- 12. Z. He and M. L. Liou, "Reducing hardware complexity of motionestimation algorithms using

truncated pixels," in Proc. IEEE Int. Symp.Circuits Syst. (ISCAS), vol. 4. Jun. 1997, pp. 2809–2812.

- Z.-L. He, C.-Y. Tsui, K.-K. Chan, and M. L. Liou, "Low-power VLSIdesign for motion estimation using adaptive pixel truncation," IEEETrans. Circuits Syst. Video Technol., vol. 10, no. 5, pp. 669–678,Aug. 2000.
- 14. A. Raha, H. Jayakumar, and V. Raghunathan, "A power efficient videoencoder using reconfigurable approximate arithmetic units," in Proc.27th Int. Conf. VLSI Design, 13th Int. Conf. Embedded Syst., Jan. 2014,pp. 324–329.
- 15. P. M. Kuhn, Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, 1st ed. Norwell, MA, USA: Kluwer,1999.
- 16. K. Seshadrinathan, R. Soundararajan, A. C. Bovik, and L. K. Cormack, "Study of subjective and objective quality assessment of video," IEEETrans. Image Process., vol. 19, no. 6, pp. 1427–1441, Jun. 2010.
- S. Winkler, "Video quality measurement standards—Current status andtrends," in Proc. 7th Int. Conf. Inf., Commun., Signal Process. (ICICS), Dec. 2009, pp. 1–5.
- 18. Xiph.org. (2013). Xiph Video Test Media. [Online]. Available:http://media.xiph.org/video/derf/

 Wikipedia. (2013). Carry-Select Adder—From Wikipedia, the Free Encyclopedia.[Online]. Available: http://en.wikipedia.org/w/index.php?title=Carryselect adder&oldid=572157817, accessed Jan. 30,

2014.



Authors Profile:

Jadi.Raju received his bachelor's degree in 2015 in electronics and communication engineering from JJ institute of technology, India which is affiliated with JNTU

Hyderabad, India. His areas of interest include VLSI design. He is pursuing his M-Tech in VLSI SYSTEM DESIGN from CMR Institute of Technology.

Mr. Mohammad Shahbaz Khan M.TECH (PhD), Associate Professor, ECE Department, CMRIT, He has



10 years of teaching experience. He has worked as Associate Professor in various Engineering colleges under JNTUH such as Amina institute of Technology, he coordinated &organized many workshops,

FDP and contributed 20 papers to various conference & Journals



Mr.G.Lakshminarayana M.Tech (Ph.D), Assistant professor, ECE Department, CMRIT. He has completed M.Tech with specialization in Digital Systems and Computer Electronics (D.S.C.E)

from JNTUHCE (Autonomous), Hyderabad in 2010 and A.M.I.E (E.C.E) from IEI, Kolkata, India in winter 2004.He has 12 Years of academic experience at Various Engineering Colleges. He has immense research and academic experience in Digital Systems. His Research Areas of Interest are VLSI, Digital Systems and Embedded Systems.