

Input Based Dynamic Reconfiguration for Low Power Image Processing and Secure Transmission

Jadi Raju M.Tech., CMR Institute of Technology, Kandlakoya (V), Medchal (M), Hyderabad, Telangana, India MD. Shabazkhan Associate Professor, ECE Department, CMR Institute of Technology, Kandlakoya (V), Medchal (M), Hyderabad, Telangana, India

G. Laxmi Narayana Assistant Professor, ECE

Department, CMR Institute of Technology, Kandlakoya (V), Medchal (M), Hyderabad, Telangana, India

ABSTRACT

The image and video processing algorithms are very compute intensive and with increase in resolution, the width of the compute elements like adders, etc. increase and this increase the power consumption of the device by several times. Approximate computing can reduce the power consumption as careful approximation does not affect the output quality of the image and video. Fixed levels approximation yield inconsistent quality output for different images and videos. In this project, we propose a dynamic approximation based image processing circuit. We implement an input based dynamically approximate reconfigurable adders and sub-tractors who can adjust their level of approximation dynamically by looking at the input thrown to them and thus, can trade-off between quality and power saving. We implement the code in Verilog HDL and verify the power by using the power estimator in Xilinx ISE tool. The simulation will be demonstrated in Modelsim software.

Keywords: Approximate circuits, zig-zag coding, low power design, quality configurable

1. Introduction

In today's world where electronics are becoming cheaper due to the advancement in the semiconductor areas and also due to the research and development in other areas of science and technology like optics, sensors, etc. we are getting high quality image and video capture devices. A typical 10 mega pixel photo would occupy over 40MB of space which is difficult to store or transmit and the problem is more severe when it comes to video where a 1 second video contains at least 25 frames and therefore, would occupy 1000MB i.e. approximately 1GB and hence, there is a necessity to compress the images and videos for storage and transmission. Image compression may be lossy or lossless. Preferred for archival purposes and often for medical imaging Lossless compression is used for accurate results, technical drawings, clip art, or comics. Lossy compression methods, especially when used at low bit rates, introduce compression artifacts. The Lossy methods are especially suitable for natural images such as photographs in applications where minor (sometimes imperceptible) loss of fidelity is acceptable to achieve a substantial reduction in bit rate. Lossy compression that produces negligible differences may be called visually lossless.

2. Decompression

In decompression, the steps of compression are performed in the reverse order i.e. Inverse run length coding, Inverse ZigZag coding, inverse quantization and Inverse DCT. Due to lossy compressions, the recovered image is not exactly equal to the original image.



Figure 1: Decompression block diagram FRAME

Above block diagram explained below.

Inverse Run length

The compressed frame is passed through the inverse run length encoding process. The inverse run length encoder reads the marker which says the quantity of repetition of its succeeding character and outputs the value quantity number of times thus giving the same output of the zigzag encoder in the compression scheme

Inverse zigzag

Inverse Zigzag process re arranges the values of the matrix received in the order before they were scrambled by the ZigZag transformation in the compression scheme. The output of the Inverse zigzag should look exactly like the output of the Quantization step in the quantization process.

Inverse Quantization

Inverse quantization multiplies each of the matrix variable by the corresponding quality matrix variable. This is not a matrix multiplication but, only an element by element multiplication. Since quantization is a lossy transformation, inverse quantization does not yield the exact result as the output of the DCT process. The reduction in quality is the price we pay for the compression.

Inverse DCT

Inverse DCT is the exact inverse transformation of the DCT transformation. As a result of the inverse DCT process the matrix changes from the frequency domain to the amplitude domain and we can see the pixel values now. The decompressed image is not exactly like the original image as we have lost some information due to quantization and some information due to the rounding off in DCT and IDCT.

,									_
	154	123	123	123	123	123	123	136	
	192	180	136	154	154	154	136	110	
Orioinal =	254	198	154	<u>154</u>	180	154	123	123	
	<mark>23</mark> 9	<mark>18</mark> 0	136	180	180	166	123	123	
Original –	180	154	136	<mark>16</mark> 7	166	149	136	<mark>13</mark> 6	
	128	136	123	136	<mark>15</mark> 4	180	198	154	
	123	105	110	149	136	136	180	166	
	110	136	123	123	123	136	154	136	

	149	134	119	116	121	126	127	128
	204	168	140	144	155	150	135	125
Decompressed =	253	195	155	166	183	165	131	111
	245	185	148	166	184	160	124	107
	188	149	132	155	172	159	141	136
	132	123	125	143	160	166	168	171
	109	119	126	128	139	158	168	166
	111	127	127	114	118	141	147	135

The above matrices show that there are slight differences between original image and decompressed image but, the above compression reduces 70% space or bandwidth.

3. Approximate Computing

Approximate computing has made its way into image and signal processing big time in the current generation where the algorithms used are compute extensive and slower machines are not preferred for automation these days. In this project we replace the ripple carry adders with their approximate version Reconfigurable adder/ subtractor blocks (RABs). Reconfigurable Adder/Subtractor Blocks Dynamic variation of the DA can be done when each often adder/subtractor blocks is equipped with one or more of its approximate copies and it is able to switch between them as per requirement. This reconfigurable can include any approximate version of architecture the adders/subtractors. As a reference, Gupta et al. proposed six different kinds of approximate circuits for adders. However, it also needs to be ensured that the additional area overheads required for constructing the reconfigurable approximate circuits are minimal with sufficiently large power savings. As examples, we have chosen the two most naive methods presented, namely, truncation and approximation 5, for approximating the adder/subtractor blocks. The latter one can also be conceptualized as an enhanced version of truncation as it just relays the two 1-bit inputs, one as Sum and the other Carry as Out (Choice 2). In case A, B, and Cin are the 1-bitinputs to the full adder (FA), then the outputs are Sum = B and Cout = A. The resultant truth-table [10] shows that the outputs are correct for more than half of all input combinations, thus proving to be a better approximation mode than truncation. The proposed scheme replaces each FA cell of the adders/subtractors with a dual-mode FA (DMFA) cell (Figure 3.1)in which each FA cell can either in fully accurate operate or in some

approximation mode depending on the state other control signal APP.A logic high value of the APP signal denotes that the DMFA is operating in the approximate mode.

We term these adders/subtractors as RABs. It is significant to note that the FA cell is power-gated when operating in the approximate mode.

Our experiments have shown a negligible difference in the power consumption of DMFA when operated in either of the two approximation modes. Hence, without any loss of generality, approximation 5 was chosen for its higher probability of giving the correct output result than truncation, which invariably outputs 0 irrespective of the input.



Figure 2: bit DMFA

Figure 2 shows the logic block diagram of the DMFA cell, which replaces the constituent FA cells of an 8-bit RCA,

This undermines the primary objective as most of the power savings that we get from approximating the bits are lost. Instead, the two-mode decoder and the 2:1 multiplexers have negligible overhead and also provide sufficient command over the approximation degree.1) DMFA Overhead: The power gating transistor and the multiplexers of the DMFA are designed to incur the least possible overhead.

Our experiments show that switching power of the CMOS transistors contributes toward most of the total power consumption of the FA and DMFA blocks. Table I presents the power consumption of FA and DMFA for different modes obtained by exhaustive simulation in Synopsys NanoSim.

It shows that the power increases by 0.21 μ W when we operate DMFA in accurate mode as compared with the

original FA block. This difference in power can be attributed mainly to the increase in load capacitance of the FA block due to the addition of the input capacitance of the interfaced multiplexers. A small portion of the total power is contributed by the additional switching of the multiplexers. Table I also shows that the power consumed during DMFA approximate mode is almost negligible when compared with the accurate mode, which is due to the power gating of the FA block by the pMOS transistor, as shown in Figure 3.1. Reduction in the input switching activity of the multiplexers is also a secondary cause for this small amount of power.

4. RESULTS

4.1 SIMULATION and SYNTHESIS RESULTS

In this section, we show the simulation results of various blocks like DCT, quantization, zigzag and run length encoding.

We are starting with the given matrix

$$M = \begin{bmatrix} 26 & -5 & -5 & -5 & -5 & -5 & -5 & 8 \\ 64 & 52 & 8 & 26 & 26 & 26 & 8 & -18 \\ 126 & 70 & 26 & 26 & 52 & 26 & -5 & -5 \\ 111 & 52 & 8 & 52 & 52 & 38 & -5 & -5 \\ 52 & 26 & 8 & 39 & 38 & 21 & 8 & 8 \\ 0 & 8 & -5 & 8 & 26 & 52 & 70 & 26 \\ -5 & -23 & -18 & 21 & 8 & 8 & 52 & 38 \\ -18 & 8 & -5 & -5 & -5 & 8 & 26 & 8 \end{bmatrix}$$

Inverse RLE Simulation Output:

				*	out purchase	14		tetitet
Baged C Landbildung (DD (2008) METO() (JR) PER (D)				0.0	0 00	61515	INNAR	91144 (B)
Desc Desc <thdesc< th=""> Desc Desc <thd< td=""><td></td><td></td><td>tdx alen</td><td></td><td></td><td></td><td>OHR, MEDICAL</td><td>had clashbenetics</td></thd<></thdesc<>			tdx alen				OHR, MEDICAL	had clashbenetics
Image: Arrow and an arrow of the second se	4 45 15 1a 1	147.81	+ there	India	(Dolar	744	Date	Care
Mining (kr) Weig 0.0003110800e Winker, (kr) Weig 0.0003110800e Winker, (kr) Weig 0.000210108.9.pr Mining (kr) Weig 0.000210108.9.pr Mining (kr) Weig 0.00021010.9.pr Mining (kr) Weig 0.000210.9.pr </td <td></td> <td>N</td> <td></td> <td>12/15/2011 (0: 18-28-per</td> <td>24</td> <td>integ .</td> <td>1</td> <td>a new for</td>		N		12/15/2011 (0: 18-28-per	24	integ .	1	a new for
Multiple Service Transformer Line 20 Multiple Service Transformer Line			A	65/21/812 10:40/82 #		verlag.	1	A home produce
te valar, de jan johnen weig i totototototototototototototototototot			A metan	4501/2012 (2.0240)#	7	terleg	1	a huffman det. r
			1	0000000000	6	tellig	1	a mide physical
Manage, de, de, de, de, de, de, de, de, de, d			Contraction of the local division of the	100,000 00 00 00 00	3	tellig	1	a depair r
A solution of the American Street State Sta			Original Advel :	10/2/01/01 01/06/04		tells.	1	a tuffear price
i Na da Antonia de Santa de Santa de Santa de S	in 1944	Too New Jose	There	100209339#		tering .	1	a decide juits Juffeat a
serventers velag				100,000 848,00		tering .	1	a to pit juffer.r
Anne Constant of C			.63	007002303044		tening.	1	# setteter.r
Company - C			1		1			
New York Conception (1999) The State of	1		44.1		-	_		Unex 11 Chant 1
Chevrol Chevrol (Methodian General) (Methodian) Strategie "Transmitter" (Methodianes" 118-20) United for sectors			and the second se			_		
generater "Texaseget: "Leedudnes" Lite 20 second for states				1 11 C.I.				174419
consist from within						Table 200	Tant street	Internet of Topper and
						1000 100		unrelated from within
"Transcript: (TextEnders stat"								"Instancial Classification
Careful mode line in								("eval" body line 1)
presing from within								serviced from within
Frenz ap statisficamentary "								"evel op statificaespece "

Figure 3: Inverse RLE Output

The Figure 3 shows the Inverse RLE Output compressed frame is passed through the inverse run length encoding process. The inverse run length encoder reads the marker which says the quantity of repetition of its succeeding character and outputs the value quantity number of times thus giving the same output of the zigzag encoder in the compression scheme.

RTL Schematic of Inverse RLE





Above figure 4 shows 4 RTL schematic of inverse RLE. In this schematic all resisters and transistors are in a logic is employed and resultant output generated.

TECH schematic of inverse RLE



Figure 5: TECH schematic of inverse RLE. Above figure 5 shows TECH schematic of inverse RLE.

Inverse Zig Zag Simulation Output:

8-28299114825	210-AC 33	4224			5802R	(周萄川司)	•
tetitet	Lap	d Standarts					
91++ B == 18	BBBEIDDE	6					
ge one		-		100	\$ Opt		+ * *
Ostera	(besp-unit	Desp-uit her	i/tecnery	Josep Train	there	Jule	281-91
MINA N	NEW, SLOW	MAR	S/Intera	404.			-
44,34543	new_8_10	Page	1	4824	1		
M and marked	1000,Q,M	Casado	Tanks.	4804	100000		
R.					-	_	1
					dimmer land -		+ 4 1
					Annual local -		
					Tax.	hethed in	n bir h
					flam	System in	n Dar N
4					*lare	hadred in	n bark
e] Elder : Chart : Elever a					fun	Sellere In	n berk
- Liters (Effect of Streep of	<u>8-</u>			د غ	Yam	Same 1	n (ser).
Line : ⊆higt - Steer in Steer	<u>a-</u>	_		ن <u>ہ</u>		hadhed in	n berk
- Liner Charl Sheerin Chever				ن <u>ہ</u> لؤ	*	System 1	n bir h
There are a constructed at the second at the		_		4	*	Sardand S	a ba b
		_		د <u>لــــــــــــــــــــــــــــــــــــ</u>	There are a second seco	hardweit in	a ba b

Figure 6: Inverse Zig Zag Output

Above figure-6 shows the Inverse Zigzag process re arranges the values of the matrix received in the order before they were scrambled by the ZigZag transformation in the compression scheme. The output of the Inverse zigzag should look exactly like the output of the Quantization step in the quantization process.

Synthesis summary of Inverse RLE

Normalization Normalization Normalization Normalization Normalization Normalization Normalization Normalization <th>1244</th> <th>i has been</th> <th>- Provide State</th> <th>-</th> <th>In Proper Party Color and</th> <th>a.a.m.</th> <th></th> <th>-</th>	1244	i has been	- Provide State	-	In Proper Party Color and	a.a.m.		-
A constraint of the second of	te a Granesse - Maran	ALL I DELANTS	Page 18	Design of the local division of the local di	Paper Trees		In lines	
March March March March March March 1		2 - Contrast material	Participan de la casa	1100.0	in strength on the local division of the loc	-	-	
M M	2	A local back	Suggi Series				Sectors.	
A set and a set	and more model	Contract Contract	Public Investor	100.011	1844		In testing	
A MARA (A) A MARA	and an and	and the first firs	in special	(manual line)	-640	- Annual Inc.		
A Constraint of the second sec	the second second	and a fear from the	ing here	and shad on	and - links	(and all all all all all all all all all al		
A DER ALE		a lation broge	increase in	the state of the s	1941	and party	-	
Arrive and a set of the set of th		Contraction Strength						
Anima - A series and a series a	and the second second	Anna and Anna Anna Anna Anna Anna Anna A	1		and the second second second			-
Image: Section of the sectio	and a second sec	C. Sanata Manager				-	_	- 71
I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication I Statistication		a manufacture manufacture	and the	_			-	- 23
Image: Control of the second		1. Sector Agents	have of the Party			-		- 21
Marting Marting <t< td=""><td></td><td>Contract Space</td><td>and the second second</td><td></td><td></td><td>-</td><td></td><td>-23</td></t<>		Contract Space	and the second second			-		-23
All Constant and All Co		(here bearing	Concession					-23
A the last starts and the last start starts and the last starts an	3	International Contract Contract	han dition			- 2-		-23
Territoria	11	C Not Date Read		_				
And		1 Bas Mang Loost pro-						_
Ranfflow Role Sector From Rolling 18th		- Barbar			And other Designed			
			Report Rate	-		-		
2 Determine the Address of a particular	1.00		And and a second second	1.000	Management of		1100.000	
								- 24
		states and statements						
Baces Prayery 11 Cills	denies l'inge							
Annual Instance (1) (1996) and a state of the state of th	time indices class	e h.othe						
Recent Frances of Addition	tion desired lines	e i othe e i trine						
Annual Frances () () () () an annual frances () () an annual () () () an annual () () () an annual () () () an annual () () () () annual () (a con information and a second	e Lotte e Lotte e Lotte						
Annual Pressure 40 (2006) an antine close 1 (2006) an atom close 1 (2006) freque A and Thomas freque A and Thomas	total I. New Maxima Property and an entropy of the International Control of the Article Con	a Linka at Linka at Table						

Figure 7 Synthesis summary of Inverse RLE

Above figure 7 shows Synthesis summary of Inverse RLE in this all the values of the image pixel values in this Synthesis summary are arranged.

RTL schematic of Inverse of RLE

Figure 8 RTL schematic of Inverse of RLE

Figure 8 shows the RTL schematic of Inverse of RLE. It consist of resister and transistors it arranging number of image are expending and showing into next step

TECH Schematic of Inverse RLE





Above figure 9 shows TECH schematic of inverse RLE.

Synthesis summary of Inverse ZIG ZAG

	-04× 0 10	bip benes	A		in her the (200	817-36/PUE)		
ter # Bagenette : #Jaute		Di Inuete	hptik .	POETLA	New	Inter	N	iner.
Really	14	District Mater	Public Server	APR. A.M.) and the	and the lines	20	head
46-45(85)		SeagCoduct	Target Denice	0.014	3 4	ines .	2	-
d-0,20(2,20)	0	S Deithert	Autoriae	12 21		furnings		ieng
al-min-1	=	C Sat. Smith	Implet	Mend		taking lenally		
E g ad-accerprotect	8 14	Provi and Namong	Smight Stratings	1000000	and +	Temp Conditions		
d inexcipation	A LEAST	Service Record	Interest	Lon Setu		hai long kor		
ant-ariani		Balanta Para		Sector 10	ution Taxanan Taxanan	futeri		
		Tanag Mesagai	Log Hindu	-	-	-		-
to Promo Turrey		all implementation likesages	Autor of Sea	-	•		12	
and the second second		Stale Rent	Autor of Star Tan Tan		10	2		-
E bisplanay/leat Say Jake	* Neter of Separation		ж	-	-	_		
	Note character	_			38			
Later of the second sec	1.1	ina Deige Lannan Greets	Network Colo		1		2	
Seten 20 stranding Lenner Cener Ser El Jonati Ser El Jonati	2 See Deklapet 5 See Way Containt		-					
O OutSyster		Sour Renergy			Draini layorts			
C interesting the sea	aprile.	C New York	Arpert Name	Salar	Geneted	(Inne	Remp 3	÷
G Greek Pagarning Te			(checked	Gret	leic133522	1	1	(de Devil
at the Q and Q and	. 8	EbglaNow 0	E Implementation	H 0 B	MALAN	0		
Raise opt entrel the b Raise ofpit regime the Raise contactual part of free O tree & terms &	eton clock 1.0 ator clock 1.0 kley: Ir peti to Novferbalt	Dine Hilton nd						

Figure 10: Synthesis summary of Inverse ZIG ZAG

Above figure 10 shows Synthesis summary of Inverse ZIG ZAG in this all the values of the image pixel values in this Synthesis summary.

RTL schematic of Inverse ZIG ZAG

Si Shewic Now MCR	(weap) and (which it is a second seco	LONG OF DRIVEN	And the state of the	0.00
The life line Media	Land Hey			. 1
00806 10	山口 日の 長田 メナガス	1/32 9806 76		warmon and

0	new, ją jeg (kól)	0		
View lay Collegery				-0#
	Anale State of the Lovel Back		Papetes (is telediar)	
+ T avert of the	+ A menutage	+ <mark>Y</mark> preschift of	Nen " Me	
9.4.9	0000	88		· Ar - see

Figure 11 RTL schematic of Inverse ZIG ZAG.

Above figure 11 shows the schematic of Inverse ZIG ZAG in this all resisters and transistor are arranged to arrange the all image pixel values are re-arranged in proper.

Tech Schematic of Inverse ZIG Zag

Figure 12 Tech Schematic of Inverse ZIG Zag.

Above Figure 12 shows Tech Schematic of Inverse ZIG Zag.

Inverse Quantization Simulation Output:

File Edit View Compile Simulate Add	d Transcript Tools L	ayout Bookmark	s Window Help			
8.68 8888822	0 · A 🗄 🛛 🔍	94849	h	\\$ \$\$ # \$\$ \$\$	<u>₹</u> <u>4</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u>	
tetitet		Layout Simulate	•			
B t + + E 100 m t €.	B B S = 1 1	0	9 9			
Project - C:/Users,Kk,Desktop,LOW_POWER_M	PEG4/2d_dct			🖃 🗄 🛋 📩 🕼 Objects 🚃		: ± #
Name	Status Type	Order	Modified	 VName 	Value 19	■ Now 创 >
encoder.v	Verlog	5	12/15/2011 06:42:14 pm	🌲 rst		-
rie_decoder.v	Verlog	22	12/15/2011 06:55:56 pm			
a zg_zag.v	Veriog	0	12/15/2011 07:48:58 pm	_		
inverse_zig_zag.v	Verlog	16	12/15/2011 07:52:48 pm	Processes (Active	e)	
inverse_rie.v	Verlog	14	12/15/2011 08:18:26 pm	. VName	Type (filtered) State	Order #
tell huddianan anar daar u	i tindaa		A7/51/2015 11.46-25 to			
Elibrary V III Project V III nim V				41		1 1
the rest of the second se						
Transmit						
Transcript	River datas A					
Transorpt	7, Elapsed time: 0:	00:00				<u>+</u> +#
Transcript # End time: 14:44:33 on Oct 10,2017 # Errors: 0, Warnings: 0 # vuin	7, Elapsed time: 0:	00:00				<u>+</u> +*
Trascopt # End time: 14:44:33 on Oct 10,2017 # Errors: 0, Warnings: 0 * Vain # Start time: 14:44:35 on Oct 10.20), Elapsed time: 0:	00:00				+8
<pre># End time: 14:44:33 on Oct 10,2017 # End time: 14:44:33 on Oct 10,2017 # Usin # Start time: 14:44:35 on Oct 10,26 # Usin # Usin # Usin# Us</pre>	7, Elepsed time: 0: 017	00:00				<u>+</u> *
Transcript # End time: 14:44:33 on Oct 10,2017 # Errors: 0, Warnings: 0 # todin # Usatin work.inv quant # Loading work.inv quant # Lo6 44 20 D 24 0 0 0	7, Elapsed time: 0: 017	00:00				
Image: Larrey Larrey Larrey Larrey Larrey # End time: 14:44:33 on Oct 10,2017 # End time: 14:44:35 on Oct 10,2017 # Vain # Und time: 14:44:35 on Oct 10,2017 # Und time: 14:44:35 on Oct 10,2017 # Losding work.inv.guent # 106 44 20 00 24 0 0 0 # 56:108 14 82 26 0 0	7, Elapsed time: 0: 217	00:00				
Transcort Transcort Encourse , Karnings 0 vuin Stort time: 14:44:35 on Oct 10,2017 Stort time: 14:44:35 on Oct 10,2017 Hosing work.img geath Hosing work.img geath Hosing work.img geath Hosing karning work.img geath Hosing karning karning karning Hosing karning karning karning Hosing karning karning karning Hosing karning karning Hosing karning karning karning Hosing karning Hosing Hosing karning Hosing Hosing karning Hosing Hosing Hosing karning Hosin	7, Elapsed time: 0: D17	00:00				
Transport ()	7, Elapsed time: 0: 017	00100				+*
Backer Director Testori Antime: 14:44:33 on Oct 10,201 Errors, O. Kanings: O Continger: 0 Oxign verbing: Test: 14:44:35 on Oct 10,201 Continger: 0 Idation: Test: 14:40:0 Continger: 0 Idation: 14:40:0 Contin	7, Elapsed time: 0: 217	00:00				+*
Basecoff Dispective Dispective Broncoff Encorest, 0, Manninge: 0 Dispective Broncoff, 0, Manninge: 0 Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective Dispective	7, Elapsed time: 0: 017	00:00				+*
Barting Director End time: A:444:135 on Oct 10,2011 Errorato Reserved: End time: A:444:135 on Oct 10,2011 End time: A:444:435 on Oct 10,2011 End time: Description End time: Description <td>1, Elapsed time: 0:</td> <td>00:00</td> <td></td> <td></td> <td></td> <td></td>	1, Elapsed time: 0:	00:00				

Figure 13 Inverse Quantization Output

In Quantization We can clearly see that the higher frequency components have become zero figure 13 shows the Inverse Quantization Output but in inverse Quantization higher frequencies also present it means the recovered.

Synthesis summary of Inverse quant

Santaria 0 Share	hadle			-	
Batt-state	The second se	PUET.44	Anarimes		index.
Ad-atiana IV - Dissylvenee	Paulain Spence	in part	Indexediate	e Sale	(select)
Court and and and and and the state of the s	Taptinte	03+63	-0444		Notices .
Printer P States	Public Terrison	W111	-		(thread out
Al-Adad B Chickey	Implat	have	-failer	indu	
ad-Acate (Acate)	Inter Statup	in the local	-face	and table	-
all many to polymer to pri all all inferio Resign	Instant	beer beer	-fad for	the faces	_
in gard in gard in gard in the local					
ad arises					_
A Sheephoop		Des Titule 1	annun julinului us		
- Star Beage	Logi Milation		August 1		Refer
1 Interface	Norrise			81	_
a gant i fathair Agant	. Net /30/9/10		2	:74	
Data Prantis	Arter / Hours D		8	- (7m	
- E balk leage litery	Neter Canal Da			3	
Standbog Senay Crist	Note (NC 3130)	(-)	1	3	·
E the May Contrain	Nation of Vicio			- 26	
- Jos larey					
clevitie (b. 1) [Desires			and Reports		
	Appriless	Sta George	at in	n Reine	i Ma
211			-		
in Colors Without Advance				147	
Cue Com E Explanation					

Figure 14 Synthesis summary of Inverse quant above figure 14 shows Synthesis summary of Inverse quant in this all the values of the image pixel values in matrix Synthesis summary.

RTL schematic of inverse QUANT



Figure 15 RTL schematic of inverse QUANT

Above figure 15 shows the schematic of inverse QUANT in this all resisters and transistor are arranged to arrange the all image pixel values are re-arranged in proper.

TECH schematic of Inverse QUANT

I Sharkeyo Kiki Dissistenikata ka DAUKUMUKU A part FL	200
the last line Auger Source Annual Tant Mindow Layout Map	299
Defeil abbaien . 2288220 3950 20 at	e 1
-141 2	
Image: Biology Image:	inv_quant a dia a di a di
and then	-54
Imp Spite of Spine State	Properties (in Solution)
Server Server Server Server Server Server	* No
	825
96300000222	- 1582 and



Above Figure 16 shows Tech Schematic of Inverse QUANT.

Synthesis summary of Inverse DCT

	a beginner		and Property	Distant Collection of Collection	
	And Andrewson Andrews	Auger Ma Paular Kann Suphar Landar Auger Kat Kaupe Kat Kaupe Kat Kaupe Kat Kaupe Kat Kaupe Kat Kaupe Kat Kaupe Kat Kaupe Kat		Appendix of the second	A first A firs
A second	Registration of the second sec	Andre of Application Applies of Applications Applies of Applications Applies of Applications		these .	
	North Contraction of Contraction	The Article Artic	2.W		

Figure 17 Synthesis summary of Inverse DCT

Above figure 17 shows Synthesis summary of Inverse DCT in this all the values of the image pixel values in matrix Synthesis summary mathematically in this.

TECH schematic of Inverse DCT



Figure 18 RTL schematic of Inverse DCT Above Figure 18 shows Tech Schematic of Inverse DCT.

Synthesis summary of DECODER



Figure 19: Synthesis summary of DECODER

Abe figure 19 shows the Synthesis summary of DECODER and which values are taken in the decoder is shown in this summary.

TECH schematic of Decoder



Figure 20 TECH schematic of Decoder.

Above Figure 20 shows Tech Schematic of Decoder.

Synthesis summary of Top Module

THE PARTY OF A DOMESTIC ADDRESS OF A DOMESTICA ADDRESS OF	And PARTY AND ADDRESS TAXABLE INC.	and the second se			A ALL MARK, MA
is his life the Papel hand Parms Sole Mid	the band loop				
	A REPAIR OF A REPAIR	N. P. S. P. S.			
10.0 × 10	a being franker		Manufact Property	NAME OF TAXABLE PARTY.	
in the Restorate Review	and the local data	Propert No.	001811.48	Parate Science	The Books
and the second s	- Chekaka and Witholese	The Address Section	246	Bughtenetister Sale	Notice of the second se
and the part of part of part of	Constituted	Tairpet Desites	and the second	(Brings)	Jacking 1
(5) + 2 Acrossed and a contract of the second secon	Construction of the second sec	Printed Termin	THE REAL PROPERTY AND INCOME.	1 March 1997	and the second second
- Ball to be it is a local to be a local to	and there was an and the same	Strates land	Interior	I Reality Brights	
and and an other and an and	 Press Weiniger 	Manager Manager	West in fact, included	1 Daning Conditionality	
and antido termine ?	 A summariant 	Televeneed	Contract Continues	Clined Texture Texture	
C C C C C C C C C C C C C C C C C C C					
A M Rev. August Maintain 1	 Constant from Manager 		Annual Children Annual	Interest Statements Statement	
and the second se		Ange websites		the second se	
P 14 to the second store	B All Andrew Stationer Theorem	Parameter of Mana		1.140	en (
The second secon	M Telephone Parent	Parallel of the File Para			
10 Z Terry Letters Agent	And a state of the	Panets of Segments's			(m) (m)
N . C Inclusion	Contrast Manage Villance	Particle of Science and		-	(m) (m)
in - fag tomas of	Station (wag bring comme	And the state of the second second			
The first of the second	1 I have being income	Cardina in access			(m) (m)
Contraction (1997)	2 One Harrison				
12 Include the Lothers Includes Inc.	C. Stee Sector		and a second	d Responses	44
G town Pagerong Pa		August Status	Make Incoded	dana dana	at the
inf that it may be be the top many it is	In temp has televised	Contract as a second	International Contents		
Manager sectors of States Strength Printer	and all distances				
Bernaus report generate hand baffors choose	17-palma				
Record company organizes tons after that	LI B. STONA				
A case of here is been in the second					
a new a resta new rate					
No. No. of Concession, Name	A REAL PROPERTY AND A REAL				
	Contraction of the local division of the loc				and a second of

Figure 21: Synthesis summary of Top Module

Above figure 21 shows Synthesis summary of Top Module in this decoder values are shows it consist the total summary of the decoder.

TECH schematic of Top module



Figure 22 RTL schematic of Top module

876, Jun. 1995.

Above Figure 22 shows the RTL schematic of Top module of the decoder and it showing number of pins in the decoder.

5. SUMMARY

5.1 APPLICATIONS

DCT is used mostly in Image compression and image encoding. High speed approximate image compression can be used in

- High speed camera circuits like professional photography, high performance mobile cameras, etc.
- High speed image processing such as facial recognition circuits and electronic microscopes.
- High speed image processing like analyzing images taken by satellites, space telescopes, etc.

5.2 CONCLUSION

- We have successfully implemented the approximate adder circuit
- We have applied the approximate adder in the DCT circuit and we have demonstrated the functioning of DCT with approximate adders.
- We have implemented the entire image encoding flow DCT, Quantization, ZigZag encoding and Run length encoding.
- We have demonstrated the variations in compression ratios with variations in quality levels.

5.3 FUTURE SCOPE

• The circuit can be further improved by converting the 2D DCT into approximate DCT which can be implemented without any multipliers and thus, the circuit complexity decreases greatly.

There are approximate multipliers which have been proposed in some recent works which will further help in increasing the speed.

REFERENCES

- 1. M. Elgamel, A. M. Shams, and M. A. Bayoumi, "A comparative analysis for low power motion estimation VLSI architectures," in Proc. IEEE Workshop Signal Process. Syst. (SiPS), Oct. 2000,
- 2. F. Dufaux and F. Moscheni, "Motion estimation techniques for digital TV: A review and a new contribution," Proc. IEEE, vol. 83, no. 6,pp. 858–

- I. S. Chong and A. Ortega, "Dynamic voltage scaling algorithms forpower constrained motion estimation," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), vol. 2. Apr. 2007, pp. II-101–II-104.
- 4. I. S. Chong and A. Ortega, "Power efficient motion estimation usingmultiple imprecise metric computations," in Proc. IEEE Int. Conf.Multimedia Expo, Jul. 2007, pp. 2046–2049.
- D. Mohapatra, G. Karakonstantis, and K. Roy, "Significance drivencomputation: A voltagescalable, variation-aware, quality-tuning motionestimator," in Proc. 14th ACM/IEEE Int. Symp. Low Power Electron.Design (ISLPED), 2009, pp. 195–200.
- J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, "Probabilisticarithmetic and energy efficient embedded signal processing," in Proc.Int. Conf. Compil., Archit., Synth. Embedded Syst. (CASES), 2006,pp. 158–168.
- D. Shin and S. K. Gupta, "A re-design technique for datapath modulesin error tolerant applications," in Proc. 17th Asian Test Symp. (ATS),2008, pp. 431– 437.
- S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, andA. Raghunathan, "SALSA: Systematic logic synthesis of approximatecircuits," in Proc. 49th Annu. Design Autom. Conf. (DAC), Jun. 2012,pp. 796–801.
- 9. V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, andK. Roy, "IMPACT: IMPrecise adders for low-power approximatecomputing," in Proc. 17th IEEE/ACM Int. Symp. Low-Power Electron.Design (ISLPED), Aug. 2011, pp. 409–414.
- V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Lowpowerdigital signal processing using approximate adders," IEEETrans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1,pp. 124– 137, Jan. 2013.
- V. G. Moshnyaga, K. Inoue, and M. Fukagawa, "Reducing energyconsumption of video memory by bit-width compression," in Proc. Int.Symp. Low Power Electron. Design (ISLPED), 2002, pp. 142– 147.
- 12. Z. He and M. L. Liou, "Reducing hardware complexity of motionestimation algorithms using

truncated pixels," in Proc. IEEE Int. Symp.Circuits Syst. (ISCAS), vol. 4. Jun. 1997, pp. 2809–2812.

- Z.-L. He, C.-Y. Tsui, K.-K. Chan, and M. L. Liou, "Low-power VLSIdesign for motion estimation using adaptive pixel truncation," IEEETrans. Circuits Syst. Video Technol., vol. 10, no. 5, pp. 669–678,Aug. 2000.
- 14. A. Raha, H. Jayakumar, and V. Raghunathan, "A power efficient videoencoder using reconfigurable approximate arithmetic units," in Proc.27th Int. Conf. VLSI Design, 13th Int. Conf. Embedded Syst., Jan. 2014,pp. 324–329.
- 15. P. M. Kuhn, Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, 1st ed. Norwell, MA, USA: Kluwer,1999.
- 16. K. Seshadrinathan, R. Soundararajan, A. C. Bovik, and L. K. Cormack, "Study of subjective and objective quality assessment of video," IEEETrans. Image Process., vol. 19, no. 6, pp. 1427–1441, Jun. 2010.
- S. Winkler, "Video quality measurement standards—Current status andtrends," in Proc. 7th Int. Conf. Inf., Commun., Signal Process. (ICICS), Dec. 2009, pp. 1–5.
- 18. Xiph.org. (2013). Xiph Video Test Media. [Online]. Available:http://media.xiph.org/video/derf/

 Wikipedia. (2013). Carry-Select Adder—From Wikipedia, the Free Encyclopedia.[Online]. Available: http://en.wikipedia.org/w/index.php?title=Carryselect adder&oldid=572157817, accessed Jan. 30,

2014.



Authors Profile:

Jadi.Raju received his bachelor's degree in 2015 in electronics and communication engineering from JJ institute of technology, India which is affiliated with JNTU

Hyderabad, India. His areas of interest include VLSI design. He is pursuing his M-Tech in VLSI SYSTEM DESIGN from CMR Institute of Technology.

Mr. Mohammad Shahbaz Khan M.TECH (PhD), Associate Professor, ECE Department, CMRIT, He has



10 years of teaching experience. He has worked as Associate Professor in various Engineering colleges under JNTUH such as Amina institute of Technology, he coordinated &organized many workshops,

FDP and contributed 20 papers to various conference & Journals



Mr.G.Lakshminarayana M.Tech (Ph.D), Assistant professor, ECE Department, CMRIT. He has completed M.Tech with specialization in Digital Systems and Computer Electronics (D.S.C.E)

from JNTUHCE (Autonomous), Hyderabad in 2010 and A.M.I.E (E.C.E) from IEI, Kolkata, India in winter 2004.He has 12 Years of academic experience at Various Engineering Colleges. He has immense research and academic experience in Digital Systems. His Research Areas of Interest are VLSI, Digital Systems and Embedded Systems.