

# Simulation of 16 bit ALU using Verilog-hdl

Mr. Mayank Mittal

Student, Department of Electronics and Telecommunication, Bhilai Institute of Technology Durg, Chhattisgarh

#### ABSTRACT

In many digital circuits ALU is a basic building block. It can be used in integer arithmetic computations and as Complex operation. This research paper is based on the simulation of 16 bit ALU using VHDL. The design was implemented using VHDL Xilinx Synthesis tool ISE and targeted for Spartan device. An ALU performs following operations – Addition, subtraction, multiplication, Not, logical shift right, logical shift left, rotate right, rotate left, OR, AND, XOR, NAND, NOR, XNOR and comparison between two signals.

## **INTRODUCTION**

An arithmetic logic unit (ALU) is a combinational digital electronic circuit that performs arithmetic and bitwise operations. It represents the fundamental building block of the central processing unit (CPU) of a computer. Modern CPUs contain very powerful and complex ALUs. An ALU performs basic arithmetic and logic operations. Examples of arithmetic operations are addition, subtraction, multiplication, and division. Examples of logic operations are NOT, AND, and OR. All operations perform in a computer is in form of binary number i.e. 0 or 1. The logical operations are given below-





Table for different operation-

Option	operation
0000	Addition
0001	Subtraction
0010	Multiplication
0011	Not
0100	Logical shift left
0101	Logical shift right
0110	Rotate left

0111	Rotate right	
1000	And	
1001	Or	
1010	Xor	
1011	Nor	
1100	Nand	
1101	xnor	
1110	Greater comparison	
1111	Equal comparison	
Table 2.1		

International Journal of Trend in Scientific Research and Development (IJTSRD) ISSN: 2456-6470

#### **RTL schematic of ALU**









#### Result

Verilog hdl implementation of ALU was done using Xilinx ise. Detailed report is given below in table no. 3.1.

Logic utilization	used	Available	utilization
Number of Slices	102	2448	4%
Number of 4 input LUTs	192	4896	3%
Number of bonded IOBs	68	108	62%
Number of MULT18X18SIOs	1	12	8%



The time delay and memory usage is given in table no. 3.2

Delay	12.339ns
Memory usage	235436 kilobyte

# Table 3.2

#### CONCLUSION

The simulation of 16 bit ALU is presented. This design is implemented using Verilog hdl and Xilinx ise and targeted for Spartan 3e family. The time delay is 12.339ns and memory usage is 235436 kilobyte.

### REFERENCE

- Suchita Kamble, Prof .N. N. Mhala-VHDL Implementation of 8-Bit ALU IOSR Journal of Electronics and Communication Engineering (IOSRJECE) ISSN : 2278-2834 Volume 1, Issue 1 (May-June 2012), PP 07-11
- 2) Shikha Khurana , Kanika Kaur-IMPLEMENTATION OF ALU USING FPGA International Journal of Emerging Trends & Technology in Computer Science (IJETTCS) Volume 1, Issue 2, July – August 2012 ISSN 2278-6856
- 3) Prakash R Tonse, Siddalingesh S. Navalgund-Design, Development and Implementation of ALU, RAM and ROM for 8051 Microcontroller on FPGA using VHDL International Journal of Computer Applications (0975 – 8887) Volume 80 – No1, October 2013