Home > Engineering > Electronics & Communication Engineering > Volume-4 > Issue-5 > Design and Implementation of Low Power Adiabatic System for Power Recycling in Frequency Divider

Design and Implementation of Low Power Adiabatic System for Power Recycling in Frequency Divider

Call for Papers

Volume-5 | International Conference on Advances in Engineering, Science and Technology – 2021

Last date : 27-May-2021

Best International Journal
Open Access | Peer Reviewed | Best International Journal | Indexing & IF | 24*7 Support | Dedicated Qualified Team | Rapid Publication Process | International Editor, Reviewer Board | Attractive User Interface with Easy Navigation

Journal Type : Open Access

Processing Charges : 700/- INR Only OR 25 USD (for foreign users)

First Update : Within 7 Days after submittion

Submit Paper Online

For Author

Research Area



Design and Implementation of Low Power Adiabatic System for Power Recycling in Frequency Divider


K. Mahalakshmi | S. Jabeentaj | V. Kaviyamalai | Mr. R. Thirumurugan



K. Mahalakshmi | S. Jabeentaj | V. Kaviyamalai | Mr. R. Thirumurugan "Design and Implementation of Low Power Adiabatic System for Power Recycling in Frequency Divider" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-4 | Issue-5, August 2020, pp.838-842, URL: https://www.ijtsrd.com/papers/ijtsrd32953.pdf

Frequency divider to generate a frequency that is a multiple of a reference frequency. The latch based frequency divider are cascaded the two static differential sense amplifier pulsed latch (SSA SPL) with body biasing techniques. The operation of this type divider is to reduce power, delay and transistor size. The Adiabatic techniques dramatically reduce power consumption. This paper presents (ECRL) Efficient Charge Recovery Logic latch based frequency divider, which provides a contentment achievement. The architecture is combined two latches with feedback. Thus, frequency division is done. The circuit designed and simulation can be done in TANNER EDA.

Low power, adiabatic, ECRL, frequency divider, SSASPLlatch, body biasing technique


IJTSRD32953
Volume-4 | Issue-5, August 2020
838-842
IJTSRD | www.ijtsrd.com | E-ISSN 2456-6470
Copyright © 2019 by author(s) and International Journal of Trend in Scientific Research and Development Journal. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0) (http://creativecommons.org/licenses/by/4.0)

International Journal of Trend in Scientific Research and Development - IJTSRD having online ISSN 2456-6470. IJTSRD is a leading Open Access, Peer-Reviewed International Journal which provides rapid publication of your research articles and aims to promote the theory and practice along with knowledge sharing between researchers, developers, engineers, students, and practitioners working in and around the world in many areas like Sciences, Technology, Innovation, Engineering, Agriculture, Management and many more and it is recommended by all Universities, review articles and short communications in all subjects. IJTSRD running an International Journal who are proving quality publication of peer reviewed and refereed international journals from diverse fields that emphasizes new research, development and their applications. IJTSRD provides an online access to exchange your research work, technical notes & surveying results among professionals throughout the world in e-journals. IJTSRD is a fastest growing and dynamic professional organization. The aim of this organization is to provide access not only to world class research resources, but through its professionals aim to bring in a significant transformation in the real of open access journals and online publishing.

Thomson Reuters
Google Scholer
Academia.edu

ResearchBib
Scribd.com
archive

PdfSR
issuu
Slideshare

WorldJournalAlerts
Twitter
Linkedin