Home > Engineering > Electrical Engineering > Volume-2 > Issue-3 > A Review on Fast FPGA Development of RSD based ECC Processor

A Review on Fast FPGA Development of RSD based ECC Processor

Call for Papers

Volume-4 | Issue-6

Last date : 26-Oct-2020

Best International Journal
Open Access | Peer Reviewed | Best International Journal | Indexing & IF | 24*7 Support | Dedicated Qualified Team | Rapid Publication Process | International Editor, Reviewer Board | Attractive User Interface with Easy Navigation

Journal Type : Open Access

Processing Charges : 700/- INR Only OR 25 USD (for foreign users)

Paper Publish : Within 2-4 Days after submitting

Submit Paper Online

For Author

IJTSRD Publication

Research Area


A Review on Fast FPGA Development of RSD based ECC Processor


V. Surega

https://doi.org/10.31142/ijtsrd7166



V. Surega "A Review on Fast FPGA Development of RSD based ECC Processor" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-3, April 2018, pp.583-586, URL: https://www.ijtsrd.com/papers/ijtsrd7166.pdf

Elliptic curve Cryptography (ECC) is an asymmetric cryptographic system such as Lenstra elliptic-curve factorization. This provides higher security than the Rivest, Shamir and Adleman system (RSA) system. The processor employs extensive pipelining techniques for Karatsuba–Ofman method to achieve high throughput multiplication. Furthermore, an pwerfull smodular adder without comparison and a highthroughput modular divider, which results in a short datapath for maximized frequency, are implemented. The processor supports the recommended NIST curve P256 and is based on an extended NIST reduction scheme. The proposed processor performs singlepoint multiplication employing points in affine coordinates in 2.26 ms and runs at a maximum frequency of 160 MHz in Xilinx Virtex 5 (XC5VLX110T) field-programmable gate array.

Application-specific instruction-set processor (ASIP), elliptic curve cryptography (ECC), and field-programmable gate array (FPGA), Karatsuba–Ofman multiplication, redundant signed digit (RSD).


IJTSRD7166
Volume-2 | Issue-3, April 2018
583-586
IJTSRD | www.ijtsrd.com | E-ISSN 2456-6470
Copyright © 2019 by author(s) and International Journal of Trend in Scientific Research and Development Journal. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0) (http://creativecommons.org/licenses/by/4.0)

International Journal of Trend in Scientific Research and Development - IJTSRD having online ISSN 2456-6470. IJTSRD is a leading Open Access, Peer-Reviewed International Journal which provides rapid publication of your research articles and aims to promote the theory and practice along with knowledge sharing between researchers, developers, engineers, students, and practitioners working in and around the world in many areas like Sciences, Technology, Innovation, Engineering, Agriculture, Management and many more and it is recommended by all Universities, review articles and short communications in all subjects. IJTSRD running an International Journal who are proving quality publication of peer reviewed and refereed international journals from diverse fields that emphasizes new research, development and their applications. IJTSRD provides an online access to exchange your research work, technical notes & surveying results among professionals throughout the world in e-journals. IJTSRD is a fastest growing and dynamic professional organization. The aim of this organization is to provide access not only to world class research resources, but through its professionals aim to bring in a significant transformation in the real of open access journals and online publishing.

Thomson Reuters
Google Scholer
Academia.edu

ResearchBib
Scribd.com
archive

PdfSR
issuu
Slideshare

WorldJournalAlerts
Twitter
Linkedin